14 nm process

From Wikipedia, the free encyclopedia
  (Redirected from 14 nanometer)
Jump to navigation Jump to search

The 14 nm process refers to the MOSFET technology node that is the successor to the 22 nm (or 20 nm) node. The 14 nm was so named by the International Technology Roadmap for Semiconductors (ITRS). Until about 2011, the node following 22 nm was expected to be 16 nm. All 14 nm nodes use FinFET (fin field-effect transistor) technology, a type of multi-gate MOSFET technology that is a non-planar evolution of planar silicon CMOS technology.

Samsung Electronics taped out a 14 nm chip in 2014, before manufacturing "10 nm class" NAND flash chips in 2013.[clarification needed] The same year, SK Hynix began mass-production of 16 nm NAND flash, and TSMC began 16 nm FinFET production. The following year, Intel began shipping 14 nm scale devices to consumers.



The basis for sub-20 nm fabrication is the FinFET (Fin field-effect transistor), an evolution of the MOSFET transistor.[1] FinFET technology was pioneered by Digh Hisamoto and his team of researchers at Hitachi Central Research Laboratory in 1989.[2][3]

14 nm resolution is difficult to achieve in a polymeric resist, even with electron beam lithography. In addition, the chemical effects of ionizing radiation also limit reliable resolution to about 30 nm, which is also achievable using current state-of-the-art immersion lithography. Hardmask materials and multiple patterning are required.

A more significant limitation comes from plasma damage to low-k materials. The extent of damage is typically 20 nm thick,[4] but can also go up to about 100 nm.[5] The damage sensitivity is expected to get worse as the low-k materials become more porous. For comparison, the atomic radius of an unconstrained silicon is 0.11 nm. Thus about 90 Si atoms would span the channel length, leading to substantial leakage.

Tela Innovations and Sequoia Design Systems developed a methodology allowing double exposure for the 16/14 nm node circa 2010.[6] Samsung and Synopsys have also begun implementing double patterning in 22 nm and 16 nm design flows.[7] Mentor Graphics reported taping out 16 nm test chips in 2010.[8] On January 17, 2011, IBM announced that they were teaming up with ARM to develop 14 nm chip processing technology.[9]

On February 18, 2011, Intel announced that it would construct a new $5 billion semiconductor fabrication plant in Arizona, designed to manufacture chips using the 14 nm manufacturing processes and leading-edge 300 mm wafers.[10][11] The new fabrication plant was to be named Fab 42, and construction was meant to start in the middle of 2011. Intel billed the new facility as "the most advanced, high-volume manufacturing facility in the world," and said it would come on line in 2013. Intel has since decided to postpone opening this facility and instead upgrade its existing facilities to support 14-nm chips.[12] On May 17, 2011, Intel announced a roadmap for 2014 that included 14 nm transistors for their Xeon, Core, and Atom product lines.[13]

Technology demos[edit]

In the late 1990s, Hisamoto's Japanese team from Hitachi Central Research Laboratory began collaborating with an international team of researchers on further developing FinFET technology, including TSMC's Chenming Hu and various UC Berkeley researchers. In 1998, the team successfully fabricated devices down to a 17 nm process. They later developed a 15 nm FinFET process in 2001.[1] In 2002, an international team of researchers at UC Berkeley, including Shibly Ahmed (Bangladeshi), Scott Bell, Cyrus Tabery (Iranian), Jeffrey Bokor, David Kyser, Chenming Hu (Taiwan Semiconductor Manufacturing Company), and Tsu-Jae King Liu, demonstrated FinFET devices down to 10 nm gate length.[1][14]

In 2005, Toshiba demonstrated a 15 nm FinFET process, with a 15 nm gate length and 10 nm fin width, using a sidewall spacer process.[15] It has been suggested that for the 16 nm node, a logic transistor would have a gate length of about 5 nm.[16] In December 2007, Toshiba demonstrated a prototype memory unit that used 15-nanometre thin lines.[17]

In December 2009, National Nano Device Laboratories, owned by the Taiwanese government, produced a 16 nm SRAM chip.[18]

In September 2011, Hynix announced the development of 15 nm NAND cells.[19]

In December 2012, Samsung Electronics taped out a 14 nm chip.[20]

In September 2013, Intel demonstrated an Ultrabook laptop that used a 14 nm Broadwell CPU, and Intel CEO Brian Krzanich said, "[CPU] will be shipping by the end of this year."[21] However, shipment was delayed further until Q4 2014.[22]

In August 2014, Intel announced details of the 14 nm microarchitecture for its upcoming Core M processors, the first product to be manufactured on Intel's 14 nm manufacturing process. The first systems based on the Core M processor were to become available in Q4 2014 — according to the press release. "Intel's 14 nanometer technology uses second-generation tri-gate transistors to deliver industry-leading performance, power, density and cost per transistor," said Mark Bohr, Intel senior fellow, Technology and Manufacturing Group, and director, Process Architecture and Integration.[23]

In 2018 a shortage of 14 nm fab capacity was announced by Intel.[24]

Shipping devices[edit]

In 2013, SK Hynix began mass-production of 16 nm NAND flash,[25] TSMC began 16 nm FinFET production,[26] and Samsung began 10 nm class NAND flash production.[27]

On 5 September 2014, Intel launched the first three Broadwell-based processors that belonged to the low-TDP Core M family: Core M-5Y10, Core M-5Y10a, and Core M-5Y70.[28]

In February 2015, Samsung announced that their flagship smartphones, the Galaxy S6 and S6 Edge, would feature 14 nm Exynos systems on chip (SoCs).[29]

On March 9, 2015, Apple Inc. released the "Early 2015" MacBook and MacBook Pro, which utilized 14 nm Intel processors. Of note is the i7-5557U, which has Intel Iris Graphics 6100 and two cores running at 3.1 GHz, using only 28 watts.[30][31]

On September 25, 2015, Apple Inc. released the IPhone 6S and iPhone 6S Plus, which are equipped with "desktop-class" A9 chips[32] that are fabricated in both 14 nm by Samsung and 16 nm by TSMC (Taiwan Semiconductor Manufacturing Company).

In May 2016, Nvidia released its GeForce 10 series GPUs based on the Pascal architecture, which incorporates TSMC's 16 nm FinFET technology and Samsung's 14 nm FinFET technology.[33][34]

In June 2016, AMD released its Radeon RX 400 GPUs based on the Polaris architecture, which incorporates 14 nm FinFET technology from Samsung. The technology was licensed to GlobalFoundries for dual sourcing.[35]

On August 2, 2016, Microsoft released the Xbox One S, which utilized 16 nm by TSMC.

On March 2, 2017, AMD released its Ryzen CPUs based on the Zen architecture, incorporating 14 nm FinFET technology from Samsung which was licensed to GlobalFoundries for GlobalFoundries to build.[36]

The NEC SX-Aurora TSUBASA processor, introduced in October 2017,[37] uses a 16 nm FinFET process from TSMC and is designed for use with NEC SX supercomputers.[38]

On July 22, 2018, GlobalFoundries announced their 12 nm Leading-Performance (12LP) process, based on a licensed 14LP process from Samsung.[39]

In September 2018 Nvidia released GPUs based on their Turing (microarchitecture), which were made on TSMC's 12 nm process and have a transistor density of 24.67 million transistors per square millimeter.[40]

14 nm process nodes[edit]

ITRS Logic Device
Ground Rules (2015)
Samsung[a] TSMC Intel GlobalFoundries[b] SMIC
Process name ~16/14 nm ~14 nm ~16/12 nm ~14 nm 14 nm, 12 nm[41] 14 nm
Transistor density (MTr/mm²) Un­known 32.94[39] 28.88[42] 37.5[43][c] 36.71[39] ?
Transistor Gate Pitch ~70 nm ~78 nm – 14LPE (HD)
~78 nm – 14LPP (HD)
~84 nm – 14LPP(UHP)
~84 nm – 14LPP(HP)
~88 nm ~70 nm (14 nm)
70 nm (14 nm +)
84 nm (14 nm ++)
84 ?
Interconnect Pitch ~56 nm ~67 nm ~70 nm ~52 nm ? ?
Transistor Fin Pitch ~42 nm ~49 nm ~45 nm ~42 nm 48 ?
Transistor Fin Width ~0nm ~0nm Un­known ~0nm ? ?
Transistor Fin Height ~42 nm ~38 nm ~37 nm ~42 nm ? ?
Production year 2015 2013 2013 2014 2018 2019
  1. ^ Second-sourced to GlobalFoundries.
  2. ^ Based on Samsung's 14 nm process.
  3. ^ Intel uses this formula:[44] #

Lower numbers are better, except for transistor density, in which case is the opposite.[45] Transistor gate pitch is also referred to as CPP (contacted poly pitch), and interconnect pitch is also referred to as MMP (minimum metal pitch).[46][47][48][49][50]



  1. ^ a b c Tsu‐Jae King, Liu (June 11, 2012). "FinFET: History, Fundamentals and Future". University of California, Berkeley. Symposium on VLSI Technology Short Course. Retrieved July 9, 2019.
  2. ^ "IEEE Andrew S. Grove Award Recipients". IEEE Andrew S. Grove Award. Institute of Electrical and Electronics Engineers. Retrieved July 4, 2019.
  3. ^ "The Breakthrough Advantage for FPGAs with Tri-Gate Technology" (PDF). Intel. 2014. Retrieved July 4, 2019.
  4. ^ Richard, O.; et al. (2007). "Sidewall damage in silica-based low-k material induced by different patterning plasma processes studied by energy filtered and analytical scanning TEM". Microelectronic Engineering. 84 (3): 517–523. doi:10.1016/j.mee.2006.10.058.
  5. ^ Gross, T.; et al. (2008). "Detection of nanoscale etch and ash damage to nanoporous methyl silsesquioxane using electrostatic force microscopy". Microelectronic Engineering. 85 (2): 401–407. doi:10.1016/j.mee.2007.07.014.
  6. ^ Axelrad, V.; et al. (2010). Rieger, Michael L; Thiele, Joerg (eds.). "16nm with 193nm immersion lithography and double exposure". Proc. SPIE. Design for Manufacturability through Design-Process Integration IV. 7641: 764109. Bibcode:2010SPIE.7641E..09A. doi:10.1117/12.846677. S2CID 56158128.
  7. ^ Noh, M-S.; et al. (2010). Dusa, Mircea V; Conley, Will (eds.). "Implementing and validating double patterning in 22-nm to 16-nm product design and patterning flows". Proc. SPIE. Optical Microlithography XXIII. 7640: 76400S. Bibcode:2010SPIE.7640E..0SN. doi:10.1117/12.848194. S2CID 120545900.
  8. ^ "Mentor moves tools toward 16-nanometer". EETimes. August 23, 2010.
  9. ^ "IBM and ARM to Collaborate on Advanced Semiconductor Technology for Mobile Electronics". IBM Press release. January 17, 2011.
  10. ^ "Intel to build fab for 14-nm chips". EE Times.
  11. ^ Update: Intel to build fab for 14-nm chips
  12. ^ "Intel shelves cutting-edge Arizona chip factory". Reuters. January 14, 2014.
  13. ^ "Implementing and validating double patterning in 22-nm to 16-nm product design and patterning flows". AnandTech. May 17, 2011.
  14. ^ Ahmed, Shibly; Bell, Scott; Tabery, Cyrus; Bokor, Jeffrey; Kyser, David; Hu, Chenming; Liu, Tsu-Jae King; Yu, Bin; Chang, Leland (December 2002). "FinFET scaling to 10 nm gate length" (PDF). Digest. International Electron Devices Meeting: 251–254. doi:10.1109/IEDM.2002.1175825. ISBN 0-7803-7462-2. S2CID 7106946. Archived from the original (PDF) on May 27, 2020. Retrieved December 10, 2019.
  15. ^ Kaneko, A; Yagashita, A; Yahashi, K; Kubota, T; et al. (2005). "Sidewall transfer process and selective gate sidewall spacer formation technology for sub-15nm FinFET with elevated source/drain extension". IEEE International Electron Devices Meeting (IEDM 2005). pp. 844–847. doi:10.1109/IEDM.2005.1609488.
  16. ^ "Intel scientists find wall for Moore's Law". ZDNet. December 1, 2003.
  17. ^ "15 Nanometre Memory Tested". The Inquirer. Archived from the original on December 13, 2007.CS1 maint: unfit URL (link)
  18. ^ "16nm SRAM produced – Taiwan Today". taiwantoday.tw. Archived from the original on March 20, 2016. Retrieved December 16, 2009.
  19. ^ Hübler, Arved; et al. (2011). "Printed Paper Photovoltaic Cells". Advanced Energy Materials. 1 (6): 1018–1022. doi:10.1002/aenm.201100394.
  20. ^ "Samsung reveals its first 14nm FinFET test chip". Engadget. December 21, 2012.
  21. ^ "Intel reveals 14nm PC, declares Moore's Law 'alive and well'". The Register. September 10, 2013.
  22. ^ "Intel postpones Broadwell availability to 4Q14". Digitimes.com. Retrieved February 13, 2014.
  23. ^ "Intel Discloses Newest Microarchitecture and 14 Nanometer Manufacturing Process Technical Details". Intel. August 11, 2014.
  24. ^ "Intel Faces 14nm Shortage As CPU Prices Rise - ExtremeTech". www.extremetech.com.
  25. ^ "History: 2010s". SK Hynix. Retrieved July 8, 2019.
  26. ^ "16/12nm Technology". TSMC. Retrieved June 30, 2019.
  27. ^ "Samsung Mass Producing 128Gb 3-bit MLC NAND Flash". Tom's Hardware. April 11, 2013. Archived from the original on June 21, 2019. Retrieved June 21, 2019.
  28. ^ Shvets, Anthony (September 7, 2014). "Intel launches first Broadwell processors". CPU World. Retrieved March 18, 2015.
  29. ^ "Samsung Announces Mass Production of Industry's First 14nm FinFET Mobile Application Processor". news.samsung.com.
  30. ^ "Apple MacBook Pro "Core i7" 3.1 13" Early 2015 Specs". EveryMac.com. 2015. Retrieved March 18, 2015.
  31. ^ "Intel Core i7-5557U specifications". CPU World. 2015. Retrieved March 18, 2015.
  32. ^ Vincent, James (September 9, 2015). "Apple's new A9 and A9X processors promise 'desktop-class performance'". The Verge. Retrieved August 27, 2017.
  33. ^ "Talks of foundry partnership between NVIDIA and Samsung (14nm) didn't succeed, and the GPU maker decided to revert to TSMC's 16nm process". Retrieved August 25, 2015.
  34. ^ "Samsung to Optical-Shrink NVIDIA "Pascal" to 14 nm". Retrieved August 13, 2016.
  35. ^ Smith, Ryan (July 28, 2016). "AMD Announces RX 470 & RX 460 Specifications; Shipping in Early August". Anandtech. Retrieved July 29, 2016.
  36. ^ "GlobalFoundries announces 14nm validation with AMD Zen silicon". ExtremeTech.
  37. ^ "NEC releases new high-end HPC product line, SX-Aurora TSUBASA". NEC. Retrieved March 21, 2018.
  38. ^ Cutress, Ian (August 21, 2018). "Hot Chips 2018: NEC Vector Processor Live Blog". AnandTech. Retrieved July 15, 2019.
  39. ^ a b c Schor, David (July 22, 2018). "VLSI 2018: GlobalFoundries 12nm Leading-Performance, 12LP". WikiChip Fuse. Retrieved May 31, 2019.
  40. ^ https://wccftech.com/nvidia-geforce-rtx-30-series-ampere-graphics-cards-deep-dive/amp/
  41. ^ Schor, David (July 22, 2018). "VLSI 2018: GlobalFoundries 12nm Leading-Performance, 12LP".
  42. ^ Schor, David (April 16, 2019). "TSMC Announces 6-Nanometer Process". WikiChip Fuse. Retrieved May 31, 2019.
  43. ^ "Intel Now Packs 100 Million Transistors in Each Square Millimeter". IEEE Spectrum: Technology, Engineering, and Science News. Retrieved November 14, 2018.
  44. ^ Bohr, Mark (March 28, 2017). "Let's Clear Up the Node Naming Mess". Intel Newsroom. Retrieved December 6, 2018.
  45. ^ "Nanotechnology is expected to make transistors even smaller and chips correspondingly more powerful". Encyclopædia Britannica. December 22, 2017. Retrieved March 7, 2018.
  46. ^ "Intel 14nm Process Technology" (PDF).
  47. ^ "Samsung's 14 nm LPE FinFET transistors". Electronics EETimes. January 20, 2016. Retrieved February 17, 2017.
  48. ^ "14 nm lithography process - WikiChip". en.wikichip.org. Retrieved February 17, 2017.
  49. ^ "16 nm lithography process - WikiChip". en.wikichip.org. Retrieved February 17, 2017.
  50. ^ "International Technology Roadmap for Semiconductors 2.0 2015 Edition Executive Report" (PDF). Archived from the original (PDF) on October 2, 2016. Retrieved April 6, 2017.
  51. ^ Shilov, Anton. "SMIC Begins Volume Production of 14 nm FinFET Chips: China's First FinFET Line". www.anandtech.com. Archived from the original on November 15, 2019. Retrieved November 16, 2019.
Preceded by
22 nm
MOSFET manufacturing processes Succeeded by
10 nm