ADCLK854 Datasheet and Product Info | Analog Devices
ADCLK854
Info : RECOMMENDED FOR NEW DESIGNS
searchIcon
cartIcon

ADCLK854

1.8 V, 12-LVDS/24-CMOS Output, Low Power Clock Fanout Buffer

Show More showmore-icon

Info : RECOMMENDED FOR NEW DESIGNS tooltip
Info : RECOMMENDED FOR NEW DESIGNS tooltip
Part Details
Part Models 2
1ku List Price Starting From $6.10
Features
  • 2 selectable differential inputs
  • Selectable LVDS/CMOS outputs
  • Up to 12 LVDS (1.2 GHz) or 24 CMOS (250 MHz) outputs
  • <12 mW per channel (100 MHz operation)
  • 54 fs rms integrated jitter (12 kHz to 20 MHz)
  • 100 fs rms additive broadband jitter
  • 2.0 ns propagation delay (LVDS)
  • 135 ps output rise/fall (LVDS)
  • 70 ps output-to-output skew (LVDS)
  • Sleep mode
  • Pin programmable control
  • 1.8 V power supply
Additional Details
show more Icon
The ADCLK854 is a 1.2 GHz/250 MHz LVDS/CMOS fanout buffer optimized for low jitter and low power operation. Possible configurations range from 12 LVDS to 24 CMOS outputs, including combinations of LVDS and CMOS outputs. Three control lines are used to determine whether fixed blocks of outputs (three banks of four) are LVDS or CMOS outputs.

The ADCLK854 offers two selectable inputs and a sleep mode feature. The IN_SEL pin state determines which input is fanned out to all the outputs. The SLEEP pin enables a sleep mode to power down the device.

The inputs accept various types of single-ended and differential logic levels including LVPECL, LVDS, HSTL, CML, and CMOS. Table 8 provides interface options for each type of connection.

This device is available in a 48-pin LFCSP package. It is specified for operation over the standard industrial temperature range of −40°C to +85°C.

APPLICATIONS

  • Low jitter clock distribution
  • Clock and data signal restoration
  • Level translation
  • Wireless communications
  • Wired communications
  • Medical and industrial imaging
  • ATE and high performance instrumentation
Part Models 2
1ku List Price Starting From $6.10

close icon
Documentation

Documentation

Part Model Pin/Package Drawing Documentation CAD Symbols, Footprints, and 3D Models
ADCLK854BCPZ
  • HTML
  • HTML
ADCLK854BCPZ-REEL7
  • HTML
  • HTML

Filter by Model

reset

Reset Filters

Part Models

Product Lifecycle

PCN

Feb 1, 2024

- 24_0009

Qualification of alternative Wafer Fab for TSMC 0.18um Mixed Signal CMOS Process

ADCLK854BCPZ

PRODUCTION

ADCLK854BCPZ-REEL7

PRODUCTION

May 12, 2017

- 16_0077

Conversion of Select 4x4, 5x5, 6x6 and 7x7mm LFCSP Package Outlines from Punch to Sawn and Transfer of Assembly Site to ASE Korea.

Filter by Model

reset

Reset Filters

Part Models

Product Lifecycle

PCN

Feb 1, 2024

- 24_0009

arrow down

Qualification of alternative Wafer Fab for TSMC 0.18um Mixed Signal CMOS Process

ADCLK854BCPZ

PRODUCTION

ADCLK854BCPZ-REEL7

PRODUCTION

May 12, 2017

- 16_0077

arrow down

Conversion of Select 4x4, 5x5, 6x6 and 7x7mm LFCSP Package Outlines from Punch to Sawn and Transfer of Assembly Site to ASE Korea.

Software & Part Ecosystem

Software & Part Ecosystem

Evaluation Kit

Evaluation Kits 1

EVAL-ADCLK854

ADCLK854 Evaluation Board

zoom

EVAL-ADCLK854

ADCLK854 Evaluation Board

ADCLK854 Evaluation Board

Product Detail

The ADCLK854 data sheet contains full technical details about the specifications and operation of this device and should be consulted when using the evaluation board.

The ADCLK854 is a high performance clock fanout buffer. The evaluation board is fabricated using a high quality Rogers® dielectric material. Transmission line paths are kept as close to 100 Ω differentially as possible.

Tools & Simulations

Tools & Simulations 2

Recently Viewed