74ALVCH16374 Datasheet by Nexperia USA Inc.

374 0 (IE ean Table 1. Ordering information nexpeﬂa

74ALVCH16374

2.5 V/3.3 V 16-bit edge-triggered D-type flip-flop; 3-state

Rev. 6.1 — 7 March 2019 Product data sheet

1. General description

The 74ALVCH16374 is 16-bit edge-triggered flip-flop featuring separate D-type inputs for each

flip-flop and 3-state outputs for bus oriented applications.

Incorporates bus hold data inputs which eliminate the need for external pull-up or pull-down

resistors to hold unused inputs.

The 74ALVCH16374 consists of 2 sections of eight edge-triggered flip-flops. A clock (CP) input and

an output enable (OE) are provided per 8-bit section.

The flip-flops will store the state of their individual D-inputs that meet the set-up and hold time

requirements on the LOW-to-HIGH CP transition.

When OE is LOW, the contents of the flip-flops are available at the outputs. When OE is HIGH, the

outputs go the high-impedance OFF-state. Operation of the OE input does not affect the state of

the flip-flops.

2. Features and benefits

•Wide supply voltage range from 1.2 V to 3.6 V

•Complies with JEDEC standard JESD8-B

•CMOS low power consumption

•MULTIBYTE flow-through standard pin-out architecture

•Low inductance multiple VCC and GND pins for minimum noise and ground bounce

•Direct interface with TTL levels

•All data inputs have bus hold

•Output drive capability 50 Ω transmission lines at 85 °C

•Current drive ±24 mA at VCC = 3.0 V

3. Ordering information

Table 1. Ordering information

PackageType number Temperature range

Name Description Version

74ALVCH16374DGG -40 °C to +85 °C TSSOP48 plastic thin shrink small outline package;

48 leads; body width 6.1 mm

SOT362-1

74ALVCH16374 -mmmwwn 13 14 1s 17 19 20 22 23

Nexperia 74ALVCH16374

2.5 V/3.3 V 16-bit edge-triggered D-type flip-flop; 3-state

4. Functional diagram

001aal770

1Q0

1Q1

1OE 2OE

1Q2

1Q3

1Q4

1Q5

1Q6

1Q7

1CP

48 25

2Q0

2Q1

2Q2

2Q3

2Q4

2Q5

2Q6

2Q7

1D0

1D1

1D2

1D3

1D4

1D5

1D6

1D7

2D0

2D1

2D2

2D3

2D4

2D5

2D6

2D7

2CP

Fig. 1. Logic symbol

001aal772

47 1D 1Q01D0 2

46 1Q11D1 3

44 1Q21D2 5

43 1Q31D3

11EN1OE

48 C11CP

24 2EN2OE

25 C22CP

41 1Q41D4 8

40 1Q51D5 9

38 1Q61D6 11

37 1Q71D7 12

36 2Q02D0 13

35 2Q12D1 14

33 2Q22D2 16

32 2Q32D3 17

30 2Q42D4 19

29 2Q52D5 20

27 2Q62D6 22

26 2Q72D7 23

2D 2

Fig. 2. IEC logic symbol

Product data sheet Rev. 6.1 — 7 March 2019 2 / 13

74ALVCH16374 FF9 jjjjjjjjjjjjjjjjjjjjjjjj FF1 O EEEEEEEEEEEEEEEEEEEEEEEE a a

Nexperia 74ALVCH16374

2.5 V/3.3 V 16-bit edge-triggered D-type flip-flop; 3-state

to internal circuit

mna705

VCC

data input

Fig. 3. Bus hold circuit

001aal771

FF1

to 7 other channels

Q1D0

1CP

1OE

1Q0

FF9

to 7 other channels

Q2D0

2CP

2OE

2Q0

Fig. 4. Logic diagram

5. Pinning information

5.1. Pinning

74ALVCH16374

1OE 1CP

1Q0 1D0

1Q1 1D1

GND GND

1Q2 1D2

1Q3 1D3

VCC VCC

1Q4 1D4

1Q5 1D5

GND GND

1Q6 1D6

1Q7 1D7

2Q0 2D0

2Q1 2D1

GND GND

2Q2 2D2

2Q3 2D3

VCC VCC

2Q4 2D4

2Q5 2D5

GND GND

2Q6 2D6

2Q7 2D7

2OE 2CP

001aal769

Fig. 5. Pin configuration SOT362-1 (TSSOP48)

Product data sheet Rev. 6.1 — 7 March 2019 3 / 13

74ALVCH16374 Table 2. Pin description 16E ZUE nUE

Nexperia 74ALVCH16374

2.5 V/3.3 V 16-bit edge-triggered D-type flip-flop; 3-state

5.2. Pin description

Table 2. Pin description

Symbol Pin Description

1OE, 2OE 1, 24 output enable input (active LOW)

1Q0, 1Q1, 1Q2, 1Q3, 1Q4, 1Q5, 1Q6, 1Q7 2, 3, 5, 6, 8, 9, 11, 12 3-state flip-flop outputs

2Q0, 2Q1, 2Q2, 2Q3, 2Q4, 2Q5, 2Q6, 2Q7 13, 14, 16, 17, 19, 20, 22, 23 3-state flip-flop outputs

GND 4, 10, 15, 21, 28, 34, 39, 45 ground (0 V)

VCC 7, 18, 31, 42 positive supply voltage

1D0, 1D1, 1D2, 1D3, 1D4, 1D5, 1D6, 1D7 47, 46, 44, 43, 41, 40, 38, 37 data inputs

2D0, 2D1, 2D2, 2D3, 2D4, 2D5, 2D6, 2D7 36, 35, 33, 32, 30, 29, 27, 26 data inputs

1CP, 2CP 48, 25 clock input

6. Functional description

Table 3. Function table

H = HIGH voltage level; h = HIGH voltage level one set-up time prior to the LOW-to-HIGH clock transition;

L = LOW voltage level; I = LOW voltage level one set-up time prior to the LOW-to-HIGH clock transition;

↑ = LOW-to-HIGH clock transition;

Z = high-impedance OFF-state.

Inputs

nOE nCP nDn

Internal

flip-flops

Outputs Q0 to Q7 Operating mode

L ↑ l L L

L ↑ h H H

load and read register

H ↑ l L Z

H ↑ h H Z

load register and disable

outputs

7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol Parameter Conditions Min Max Unit

VCC supply voltage -0.5 +4.6 V

IIK input clamping current VI < 0 V -50 - mA

control inputs [1] -0.5 +4.6 VVIinput voltage

data inputs [1] -0.5 VCC + 0.5 V

IOK output clamping current VO > VCC or VO < 0 V - ±50 mA

VOoutput voltage [1] -0.5 VCC + 0.5 V

IOoutput current VO = 0 V to VCC - ±50 mA

ICC supply current - 100 mA

IGND ground current -100 - mA

Tstg storage temperature -65 +150 °C

Ptot total power dissipation Tamb = -40 °C to +125 °C; [2] - 600 mW

[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

[2] Above 55 °C the value of Ptot derates linearly with 8 mW/K.

Product data sheet Rev. 6.1 — 7 March 2019 4 / 13

74ALVCH16374 Table 5. Recommended operating conditions

Nexperia 74ALVCH16374

2.5 V/3.3 V 16-bit edge-triggered D-type flip-flop; 3-state

8. Recommended operating conditions

Table 5. Recommended operating conditions

Symbol Parameter Conditions Min Typ Max Unit

maximum speed performance

CL = 30 pF 2.3 - 2.7 V

CL = 50 pF 3.0 - 3.6 V

VCC supply voltage

low voltage applications 1.2 - 3.6 V

data inputs 0 - VCC VVIinput voltage

control inputs 0 - 5.5 V

VOoutput voltage 0 - VCC V

Tamb ambient temperature in free air -40 - +85 °C

VCC = 2.3 V to 3.0 V 0 - 20 ns/VΔt/ΔV input transition rise and fall rate

VCC = 3.0 V to 3.6 V 0 - 10 ns/V

9. Static characteristics

Table 6. Static characteristics

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

Symbol Parameter Conditions Min Typ [1] Max Unit

Tamb = -40 °C to +85 °C

VCC = 1.2 V VCC - - V

VCC = 1.8 V 0.7VCC 0.9 - V

VCC = 2.3 V to 2.7 V 1.7 1.2 - V

VIH HIGH-level input

voltage

VCC = 2.7 V to 3.6 V 2.0 1.5 - V

VCC = 1.2 V - - 0 V

VCC = 1.8 V - 0.9 0.2VCC V

VCC = 2.3 V to 2.7 V - 1.2 0.7 V

VIL LOW-level input

voltage

VCC = 2.7 V to 3.6 V - 1.5 0.8 V

VI = VIH or VIL

IO = -100 μA; VCC = 1.8 V to 3.6 V VCC - 0.2 VCC - V

IO = -6 mA; VCC = 1.8 V VCC - 0.4 VCC - 0.1 - V

IO = -6 mA; VCC = 2.3 V VCC - 0.3 VCC - 0.08 - V

IO = -12 mA; VCC = 2.3 V VCC - 0.5 VCC - 0.17 - V

IO = -12 mA; VCC = 2.7 V VCC - 0.5 VCC - 0.14 - V

IO = -18 mA; VCC = 2.3 V VCC - 0.6 VCC - 0.26 - V

VOH HIGH-level output

voltage

IO = -24 mA; VCC = 3.0 V VCC - 1.0 VCC - 0.28 - V

VI = VIH or VIL

IO = 100 μA; VCC = 1.8 V to 3.6 V - 0 0.20 V

IO = 6 mA; VCC = 1.8 V - 0.09 0.30 V

IO = 6 mA; VCC = 2.3 V - 0.07 0.20 V

IO = 12 mA; VCC = 2.3 V - 0.15 0.40 V

IO = 12 mA; VCC = 2.7 V - 0.14 0.40 V

IO = 18 mA; VCC = 2.3 V - 0.23 0.60 V

VOL LOW-level output

voltage

IO = 24 mA; VCC = 3.0 V - 0.27 0.55 V

Product data sheet Rev. 6.1 — 7 March 2019 5 / 13

74ALVCH16374

Nexperia 74ALVCH16374

2.5 V/3.3 V 16-bit edge-triggered D-type flip-flop; 3-state

Symbol Parameter Conditions Min Typ [1] Max Unit

VCC = 1.8 V to 3.6 V

control input; VI = 5.5 V or GND - 0.1 5 μA

IIinput leakage

current

data input; VI = VCC or GND - 0.1 5 μA

VI = VIH or VIL; VO = VCC or GND

VCC = 1.8 V to 2.7 V - 0.1 5 μA

IOZ OFF-state output

current

VCC = 2.7 V to 3.6 V - 0.1 10 μA

VI = VCC or GND

VCC = 1.8 V to 2.7 V - 0.1 10 μA

ILIZ OFF-state input

leakage current

VCC = 3.6 V - 0.1 15 μA

VI = VCC or GND; IO = 0 A;

VCC = 1.8 V to 2.7 V - 0.1 20 μA

ICC supply current

VCC = 2.7 V to 3.6 V - 0.2 40 μA

VI = VCC - 0.6 V; IO = 0 A; VCC = 2.7 V to 3.6 V

per control input - 5 500 μA

ΔICC additional supply

current

per data I/O input - 150 750 μA

VCC = 2.3 V; VI = 0.7 V [2] 45 - - μAIBHL bus hold LOW

current VCC = 3.0 V; VI = 0.8 V [2] 75 150 - μA

VCC = 2.3 V; VI = 1.7 V [2] -45 - - μAIBHH bus hold HIGH

current VCC = 3.0 V; VI = 2.0 V [2] -75 -175 - μA

VCC = 2.7 V [2] 300 - - μAIBHLO bus hold LOW

overdrive current VCC = 3.6 V [2] 450 - - μA

VCC = 2.7 V [2] -300 - - μAIBHHO bus hold HIGH

overdrive current VCC = 3.6 V [2] -450 - - μA

CIinput capacitance - 5.0 - pF

[1] All typical values are measured at Tamb = 25 °C.

[2] Valid for data inputs of bus hold parts only.

10. Dynamic characteristics

Table 7. Dynamic characteristics

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V); test circuit Fig. 9.

Symbol Parameter Conditions Min Typ [1] Max Unit

Tamb = -40 °C to +85 °C

see Fig. 6

VCC = 1.8 V 125 250 - MHz

VCC = 2.3 V to 2.7 V 150 300 - MHz

VCC = 2.7 V 150 300 - MHz

fmax maximum frequency

VCC = 3.0 V to 3.6 V 200 350 - MHz

nCP to nQn; see Fig. 6 [2]

VCC = 1.2 V - 7.7 - ns

VCC = 1.8 V 1.5 3.6 6.5 ns

VCC = 2.3 V to 2.7 V 1.0 2.3 4.3 ns

VCC = 2.7 V 1.0 2.3 3.8 ns

tpd propagation delay

VCC = 3.0 V to 3.6 V 1.0 2.4 3.4 ns

Product data sheet Rev. 6.1 — 7 March 2019 6 / 13

74ALVCH16374

Nexperia 74ALVCH16374

2.5 V/3.3 V 16-bit edge-triggered D-type flip-flop; 3-state

Symbol Parameter Conditions Min Typ [1] Max Unit

nOE to nQn; see Fig. 7 [2]

VCC = 1.2 V - 8.7 - ns

VCC = 1.8 V 1.5 4.0 7.2 ns

VCC = 2.3 V to 2.7 V 1.0 2.6 4.8 ns

VCC = 2.7 V 1.0 2.9 4.8 ns

ten enable time

VCC = 3.0 V to 3.6 V 1.0 2.3 4.0 ns

nOE to nQn; see Fig. 7 [2]

VCC = 1.2 V - 6.2 - ns

VCC = 1.8 V 1.5 3.1 5.4 ns

VCC = 2.3 V to 2.7 V 1.0 2.1 4.0 ns

VCC = 2.7 V 1.0 2.9 4.5 ns

tdis disable time

VCC = 3.0 V to 3.6 V 1.0 2.6 4.1 ns

nCP HIGH or LOW; see Fig. 6

VCC = 1.8 V 4.0 2.0 - ns

VCC = 2.3 V to 2.7 V 3.0 1.6 - ns

VCC = 2.7 V 3.0 1.6 - ns

tWpulse width

VCC = 3.0 V to 3.6 V 2.5 1.4 - ns

nDn to nCP; see Fig. 8

VCC = 1.8 V 1.5 0.2 - ns

VCC = 2.3 V to 2.7 V 1.2 0.2 - ns

VCC = 2.7 V 1.5 0.4 - ns

tsu set-up time

VCC = 3.0 V to 3.6 V 1.2 0.2 - ns

nDn to nCP; see Fig. 8

VCC = 1.8 V 0.6 -0.2 - ns

VCC = 2.3 V to 2.7 V 0.8 -0.1 - ns

VCC = 2.7 V 0.6 -0.2 - ns

thhold time

VCC = 3.0 V to 3.6 V 0.8 0.0 - ns

per flip-flop; VI = GND to VCC [3]

outputs enabled - 16 - pF

CPD power dissipation

capacitance

outputs disabled - 10 - pF

[1] All typical values are measured at Tamb = 25 °C.

Typical values for VCC = 2.3 V to 2.7 V are measured at VCC = 2.5 V

Typical values for VCC = 3.0 V to 3.6 V are measured at VCC = 3.3 V

[2] tpd is the same as tPLH and tPHL.

ten is the same as tPZL and tPZH.

tdis is the same as tPLZ and tPHZ.

[3] CPD is used to determine the dynamic power dissipation (PD in μW).

PD = CPD × VCC

2 × fi × N + Σ(CL × VCC

2 × fo) where:

fi = input frequency in MHz;

fo = output frequency in MHz;

CL = output load capacitance in pF;

VCC = supply voltage in Volts;

N = number of inputs switching;

Σ(CL × VCC

2 × fo) = sum of the outputs.

Product data sheet Rev. 6.1 — 7 March 2019 7 / 13

74ALVCH16374 V V V Table 8 Table 8 v v v Table 8 Table 8. Measurement points

Nexperia 74ALVCH16374

2.5 V/3.3 V 16-bit edge-triggered D-type flip-flop; 3-state

10.1. Waveforms and test circuit

001aal773

tPHL

1 / fmax

VMVMVM

GND

VOH

VOL

nCP

input

nQn

output

tPLH

VMVM

Measurement points are given in Table 8.

VOL and VOH are typical output levels that occur with the output load.

Fig. 6. Propagation delay, clock input (nCP) to data output (nQn), and pulse width

001aal795

tPLZ

tPHZ

outputs

disabled

outputs

enabled

outputs

enabled

nQn output

LOW-to-OFF

OFF-to-LOW

nQn output

HIGH-to-OFF

OFF-to-HIGH

nOE input

VOL

VOH

VCC

VMVM

GND

tPZL

tPZH

Measurement points are given in Table 8.

VOL and VOH are typical output levels that occur with the output load.

Fig. 7. 3-state enable and disable times

001aal774

tsu

VMVMVM

GND

nCP

input

nDn

input

tsu

VMVMVMVM

Measurement points are given in Table 8.

The shaded areas indicate when the input is permitted to change for predictable output performance.

Fig. 8. Data setup and hold times for input (nDn) to input (nCP)

Table 8. Measurement points

Supply voltage Input Output

VCC VIVMVMVXVY

2.3 V to 2.7 V and < 2.3 V VCC 0.5 × VCC 0.5 × VCC VOL + 0.15 V VOH - 0.15 V

2.7 V 2.7 V 1.5 V 1.5 V VOL + 0.3 V VOH - 0.3 V

3.0 V to 3.6 V 2.7 V 1.5 V 1.5 V VOL + 0.3 V VOH - 0.3 V

Product data sheet Rev. 6.1 — 7 March 2019 8 / 13

74ALVCH16374 3—”— SEE” ELEM Table 9 Table 9. Test data

Nexperia 74ALVCH16374

2.5 V/3.3 V 16-bit edge-triggered D-type flip-flop; 3-state

VEXT

VCC

VIVO

mna616

DUT

Test data is given in Table 9.

Definitions for test circuit:

RL = Load resistance.

CL = Load capacitance including jig and probe capacitance.

RT = Termination resistance should be equal to output impedance Zo of the pulse generator.

VEXT = External voltage for measuring switching times.

Fig. 9. Test circuit for measuring switching times

Table 9. Test data

Supply voltage Input Load VEXT

VCC VItr, tfCLRLtPLH, tPHL tPLZ, tPZL tPHZ, tPZH

2.3 V to 2.7 V and < 2.3 V VCC ≤ 2.0 ns 30 pF 500 Ω open 2 × VCC GND

2.7 V 2.7 V 2.5 ns 50 pF 500 Ω open 2 × VCC GND

3.0 V to 3.6 V 2.7 V 2.5 ns 50 pF 500 Ω open 2 × VCC GND

Product data sheet Rev. 6.1 — 7 March 2019 9 / 13

74ALVCH16374 TSSOPAH: plaslic min shrink small outline package; 48 leads; body width 6.1 mm 0/ l HHHHHHHHHHWHHHHHH HHHHH QB» J l SOT362-1 a 1 "#3 l, ,Vm /‘ V L7 5-- W a©

Nexperia 74ALVCH16374

2.5 V/3.3 V 16-bit edge-triggered D-type flip-flop; 3-state

11. Package outline

References

Outline

version

European

projection Issue date

IEC JEDEC JEITA

SOT362-1 MO-153

sot362-1_po

03-02-19

13-08-05

Unit

max

nom

min

0.15 0.28 0.2 12.6

0.5

0.8

Dimensions (mm are the original dimensions)

Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

TSSOP48: plastic thin shrink small outline package; 48 leads; body width 6.1 mm SOT362-1

A1A2

1.05

A3bpc D(1)

8°

θE(2) e HEL

LpQ v w

1.2 0.25 0.10.25 0.08

y Z

7.9 0.46.0 0.350.05 0.17 0.1 12.4 0.4 0°

0.85

8.3 0.86.2 0.50

pin 1 index

v A

1 24

48 25

detail X

(A3)

0 5 mm

scale

2.5

Fig. 10. Package outline SOT362-1 (TSSOP48)

Product data sheet Rev. 6.1 — 7 March 2019 10 / 13

74ALVCH16374 Table 10. Abbreviations Table 11. Revision history Table 1 Table 8

Nexperia 74ALVCH16374

2.5 V/3.3 V 16-bit edge-triggered D-type flip-flop; 3-state

12. Abbreviations

Table 10. Abbreviations

Acronym Description

CMOS Complementary Metal-Oxide Semiconductor

DUT Device Under Test

TTL Transistor-Transistor Logic

13. Revision history

Table 11. Revision history

Document ID Release date Data sheet status Change notice Supersedes

74ALVCH16374 v.6.1 20190307 Product data sheet - 74ALVCH16374 v.5

Modifications: •The format of this data sheet has been redesigned to comply with the identity guidelines

of Nexperia.

•Legal texts have been adapted to the new company name where appropriate.

•Type number 74ALVCH16374DL (SOT370-1) removed.

•Removed typo in Table 1.

74ALVCH16374 v.5 20120709 Product data sheet - 74ALVCH16374 v.4

Modifications: •Table 8 corrected (errata).

74ALVCH16374 v.4 20111117 Product data sheet - 74ALVCH16374 v.3

Modifications: •Legal pages updated.

74ALVCH16374 v.3 20100427 Product data sheet - 74ALVCH16374 v.2

74ALVCH16374 v.2 19980618 Product specification - 74ALVCH16374 v.1

Product data sheet Rev. 6.1 — 7 March 2019 11 / 13

74ALVCH16374 same In a deswgn on new sheet’ .5 exp‘amed in status er den/ms) described 2 «ms documenl was publish es. The latest produd slam hugs waw nexg mm sale 7 Max us or eon ns Mcomme m me genera‘ ierm and can m llwww nex er

Nexperia 74ALVCH16374

2.5 V/3.3 V 16-bit edge-triggered D-type flip-flop; 3-state

14. Legal information

Data sheet status

Document status

[1][2]

Product

status [3]

Definition

Objective [short]

data sheet

Development This document contains data from

the objective specification for

product development.

Preliminary [short]

data sheet

Qualification This document contains data from

the preliminary specification.

Product [short]

data sheet

Production This document contains the product

specification.

[1] Please consult the most recently issued document before initiating or

completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have

changed since this document was published and may differ in case of

multiple devices. The latest product status information is available on

the internet at https://www.nexperia.com.

Definitions

Draft — The document is a draft version only. The content is still under

internal review and subject to formal approval, which may result in

modifications or additions. Nexperia does not give any representations or

warranties as to the accuracy or completeness of information included herein

and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet

with the same product type number(s) and title. A short data sheet is

intended for quick reference only and should not be relied upon to contain

detailed and full information. For detailed and full information see the relevant

full data sheet, which is available on request via the local Nexperia sales

office. In case of any inconsistency or conflict with the short data sheet, the

full data sheet shall prevail.

Product specification — The information and data provided in a Product

data sheet shall define the specification of the product as agreed between

Nexperia and its customer, unless Nexperia and customer have explicitly

agreed otherwise in writing. In no event however, shall an agreement be

valid in which the Nexperia product is deemed to offer functions and qualities

beyond those described in the Product data sheet.

Disclaimers

Limited warranty and liability — Information in this document is believed

to be accurate and reliable. However, Nexperia does not give any

representations or warranties, expressed or implied, as to the accuracy

or completeness of such information and shall have no liability for the

consequences of use of such information. Nexperia takes no responsibility

for the content in this document if provided by an information source outside

of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive,

special or consequential damages (including - without limitation - lost

profits, lost savings, business interruption, costs related to the removal

or replacement of any products or rework charges) whether or not such

damages are based on tort (including negligence), warranty, breach of

contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason

whatsoever, Nexperia’s aggregate and cumulative liability towards customer

for the products described herein shall be limited in accordance with the

Terms and conditions of commercial sale of Nexperia.

Right to make changes — Nexperia reserves the right to make changes

to information published in this document, including without limitation

specifications and product descriptions, at any time and without notice. This

document supersedes and replaces all information supplied prior to the

publication hereof.

Suitability for use — Nexperia products are not designed, authorized or

warranted to be suitable for use in life support, life-critical or safety-critical

systems or equipment, nor in applications where failure or malfunction

of an Nexperia product can reasonably be expected to result in personal

injury, death or severe property or environmental damage. Nexperia and its

suppliers accept no liability for inclusion and/or use of Nexperia products in

such equipment or applications and therefore such inclusion and/or use is at

the customer’s own risk.

Quick reference data — The Quick reference data is an extract of the

product data given in the Limiting values and Characteristics sections of this

document, and as such is not complete, exhaustive or legally binding.

Applications — Applications that are described herein for any of these

products are for illustrative purposes only. Nexperia makes no representation

or warranty that such applications will be suitable for the specified use

without further testing or modification.

Customers are responsible for the design and operation of their applications

and products using Nexperia products, and Nexperia accepts no liability for

any assistance with applications or customer product design. It is customer’s

sole responsibility to determine whether the Nexperia product is suitable

and fit for the customer’s applications and products planned, as well as

for the planned application and use of customer’s third party customer(s).

Customers should provide appropriate design and operating safeguards to

minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs

or problem which is based on any weakness or default in the customer’s

applications or products, or the application or use by customer’s third party

customer(s). Customer is responsible for doing all necessary testing for the

customer’s applications and products using Nexperia products in order to

avoid a default of the applications and the products or of the application or

use by customer’s third party customer(s). Nexperia does not accept any

liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in

the Absolute Maximum Ratings System of IEC 60134) will cause permanent

damage to the device. Limiting values are stress ratings only and (proper)

operation of the device at these or any other conditions above those

given in the Recommended operating conditions section (if present) or the

Characteristics sections of this document is not warranted. Constant or

repeated exposure to limiting values will permanently and irreversibly affect

the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are

sold subject to the general terms and conditions of commercial sale, as

published at http://www.nexperia.com/profile/terms, unless otherwise agreed

in a valid written individual agreement. In case an individual agreement is

concluded only the terms and conditions of the respective agreement shall

apply. Nexperia hereby expressly objects to applying the customer’s general

terms and conditions with regard to the purchase of Nexperia products by

customer.

No offer to sell or license — Nothing in this document may be interpreted

or construed as an offer to sell products that is open for acceptance or the

grant, conveyance or implication of any license under any copyrights, patents

or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein

may be subject to export control regulations. Export might require a prior

authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly

states that this specific Nexperia product is automotive qualified, the

product is not suitable for automotive use. It is neither qualified nor tested in

accordance with automotive testing or application requirements. Nexperia

accepts no liability for inclusion and/or use of non-automotive qualified

products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in

automotive applications to automotive specifications and standards,

customer (a) shall use the product without Nexperia’s warranty of the

product for such automotive applications, use and specifications, and (b)

whenever customer uses the product for automotive applications beyond

Nexperia’s specifications such use shall be solely at customer’s own risk,

and (c) customer fully indemnifies Nexperia for any liability, damages or failed

product claims resulting from customer design and use of the product for

automotive applications beyond Nexperia’s standard warranty and Nexperia’s

product specifications.

Translations — A non-English (translated) version of a document is for

reference only. The English version shall prevail in case of any discrepancy

between the translated and English versions.

Trademarks

Notice: All referenced brands, product names, service names and

trademarks are the property of their respective owners.

Product data sheet Rev. 6.1 — 7 March 2019 12 / 13

74ALVCH16374

Nexperia 74ALVCH16374

2.5 V/3.3 V 16-bit edge-triggered D-type flip-flop; 3-state

Contents

1. General description......................................................1

2. Features and benefits.................................................. 1

3. Ordering information....................................................1

4. Functional diagram.......................................................2

5. Pinning information......................................................3

5.1. Pinning.........................................................................3

5.2. Pin description............................................................. 4

6. Functional description................................................. 4

7. Limiting values............................................................. 4

8. Recommended operating conditions..........................5

9. Static characteristics....................................................5

10. Dynamic characteristics............................................ 6

10.1. Waveforms and test circuit........................................ 8

11. Package outline........................................................ 10

12. Abbreviations............................................................ 11

13. Revision history........................................................11

14. Legal information......................................................12

For more information, please visit: http://www.nexperia.com

For sales office addresses, please send an email to: salesaddresses@nexperia.com

Date of release: 7 March 2019

Product data sheet Rev. 6.1 — 7 March 2019 13 / 13

Products related to this Datasheet

IC FF D-TYPE DUAL 8BIT 48SSOP

74ALVCH16374DL,112

IC FF D-TYPE DUAL 8BIT 48SSOP

74ALVCH16374DL,118

IC FF D-TYPE DUAL 8BIT 48TSSOP

74ALVCH16374DGG:11

IC FF D-TYPE DUAL 8BIT 48TSSOP

74ALVCH16374DGG;11